Asynchronous Model of Flip-Flop’s and Latches for Low Power Clocking
نویسندگان
چکیده
There is a wide selection of flip-flops in the literature. Many contemporary microprocessors selectively use master-slave and pulsed-triggered flip-flops. Transmission gated flip-flop, are made up of two stages, one master and one slave Alternatively, pulse-triggered flip-flops reduce the two stages into one stage and are characterized by the soft edge property. The concepts discussed in the related work are related to synchronous design’s novel method for low power dissipation asynchronous methods have been improving so as to reduce the power consumption an asynchronous methods for flip-flops are being implemented.
منابع مشابه
Designing a Novel Power Efficient D- Flip-Flop using Forced Stack Technique
In Integrated circuits a gargantuan portion of on chip power is expended by clocking systems, which comprises of timing elements such as flip-flops, latches and clock distribution network. These elements absorb approximately 30% to 60% of the total power dissipation in the system. In order to design high performance and power efficient circuits a scrupulous approach should be adopted to reduce ...
متن کاملInvited Presentation Low Power Locally Asynchronous Interlocked Pipelined CMOS Clock Circuits Operating at 3.3-4.5 GHz:
While it is possible to reduce processor clocking and latch power by adopting a globally asynchronous and locally synchronous approach, that approach tends to make the machine appear asynchronous at its highest level of description. In developing the circuitry of IPCMOS, we have taken rather the reverse approach, in which a globally synchronous processor is provided with locally asynchronous st...
متن کاملDesign and Analysis of Power Efficient Clocked Pair Shared Flip Flop
In this paper, we examine the problems in the CDN of the flip flop & design an improved CDN oriented Flip-flop which is Clocked Pair Shared Flip Flop (CPSFF). Clock Division Network (CDN)’S plays an important role in the flip flop design and it’s the major element in the flip –flop for producing the logical outputs it’s much important to design the CDN with low power and area. Power consumption...
متن کاملStudy of Static Power of Clocked Pair Shared Flip Flop For Low Power Clocking System
In the past, the major issue of the VLSI designer were area, cost, performance, and reliability; power consideration was mostly of only inferior importance. But over the last few years power in the circuit is the major problem now days which is being faced by the very large scale integration industries. The power dissipation in any circuit is usually take place by the clocking system which incl...
متن کاملLocally Asynchronous Logic Circuits
Abslrucb-New CMOS differential logic circuits, callsd asynchronous latched CMOS differential logic (ALCDL) circuits, are proposed and analyzed. The ALCDL can implement a complex function in a single gate and achieve high operation speed without dc power dissipation. New CMOS differential latches, which can be used to prevent extra transitions and reduce the power dissipation, are also proposed....
متن کامل